


Lecture 1




- [1] **DIGITAL LOGIC
CIRCUIT ANALYSIS
& DESIGN**
Nelson, Nagle, Irvin, Carrol
ISBN 0-13-463894-8
- [2] **DIGITAL DESIGN**
Morris Mano
Fourth edition
ISBN 0-13-198924-3
- [3] **Digital Design**
Principles and Practices
Fourth edition
Wakerly John F.
ISBN 0-13-186389-4



Asynchronous Sequential Logic

Introduction


Synchronous sequential logic



The change of internal state occurs in response to the clock pulses.

Memory element : **clocked** flip-flops

Asynchronous sequential logic



The change of internal state occurs when there is change in the input variables.

Memory element : **unlocked** flip-flops or time-delay elements.




3


Asynchronous Sequential Logic

Introduction

Synchronous sequential logic



Asynchronous sequential logic




4

Asynchronous Sequential Logic

Introduction

Block diagram of an asynchronous sequential circuit



5

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

To ensure proper operation, circuits must be allowed to attain a stable state before the input is changed to a new value.

Because of delays in the wires and the gate circuits it is impossible to say which variable changes its state first when two or more input variables change at exactly same instant time.

Fundamental mode

Input signals change one at a time and only when the circuit is in the stable state.

6


Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

Circuit example1

Assumption: x and \bar{x} has same timing

(Unrealistic assumption !)



Input variable : x

Excitation variables : Y_1 and Y_2

Secondary variables : y_1 and y_2

Outputs : Y_1 and Y_2

If not, we have two input variables x and \bar{x}

If we use individual gates this will be true.

Excitation functions

$$Y_1 = xy_1 + \bar{x}y_2$$

$$Y_2 = x\bar{y}_1 + \bar{x}y_2$$

Propagation delay in the combinational circuit provides a sufficient delay.

Secondary - and excitation variables ($Y_1 = y_1$ and $Y_2 = y_2$) are same in the steady-state condition, but during transition they are not.

7

©Loberg

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

Circuit example1

Total states of sequential circuit consists of **stable states** and **unstable states**.

x	y_1	y_2	Y_1	Y_2
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	1
1	1	0	1	0
1	1	1	1	0

Map for Y_1 and Y_2

$2^3=8$ total states

$y_1 y_2$	x	
	0	1
00	00	01
01	11	01
11	11	10
10	00	10

Transition table

Unstable state

Stable state : $y_1 y_2 = Y_1 Y_2$

8

©Loberg

Asynchronous Sequential Logic


Analysis of asynchronous sequential circuits

Circuit example1

	x	
y_1y_2	0	1
00	00	01
01	11	01
11	11	10
10	00	10
	Y_1Y_2	

Transition table

Propagation delay



9


©Loberg

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

Simulation example1

Circuit diagram




10

©Loberg

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

Simulation example1




11

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

Sometimes it is more convenient to name the states by letter symbols.



12


Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

Circuit example2

Assumption: We use inverter for the complement of x

We have two input variables x and \bar{x}



$Y_1 = ky_1 + ly_2$
 $Y_2 = k\bar{y}_1 + ly_2$

Transition table

	kl	00	01	11	10
y_1y_2	00	00	00	01	01
	01	00	11	11	01
	11	00	11	11	10
	10	00	00	10	10
		Y_1Y_2			


k	l	y_1	y_2	Y_1	Y_2	Stable state
0	0	0	0	0	0	
0	0	0	1	0	0	
0	0	1	0	0	0	
0	0	1	1	0	0	
0	1	0	0	0	0	
0	1	0	1	1	1	
0	1	1	0	0	0	
0	1	1	1	1	1	
1	0	0	0	0	1	
1	0	0	1	0	1	
1	0	1	0	1	0	
1	1	0	0	0	1	
1	1	0	1	1	1	
1	1	1	0	1	0	
1	1	1	1	1	1	

2⁴=16 Total states

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits


Simulation result of example2



Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

Circuit diagram for simulation of example2




Asynchronous Sequential Logic


Analysis of asynchronous sequential circuits

Convention for gate delays in circuit diagrams

Only LOGICAL equality



LOGICAL equality Equal TIMING



Asynchronous Sequential Logic


Analysis of asynchronous sequential circuits

SR latch in asynchronous sequential circuit

Example

$$\begin{aligned}
 S_1 &= x_1x_2 & R_1 &= \bar{x}_1\bar{x}_2 \\
 S_2 &= x_1\bar{x}_2 & R_2 &= \bar{x}_1x_2 \\
 Z_1 &= \bar{x}_1(y_1 + y_2) + y_1y_2 \\
 Z_2 &= \bar{x}_2(y_1 + \bar{y}_2) + y_1\bar{y}_2
 \end{aligned}$$

Boolean functions



Example Circuit

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

SR latch in asynchronous sequential circuit

x_1x_2	y_1y_2	z_1z_2
00	00	01
00	01	10
00	11	11
00	10	11
01	00	00
01	01	10
01	11	10
01	10	11
11	00	00
11	01	00
11	11	10
11	10	01
10	00	01
10	01	00
10	11	11
10	10	01

Total state table

x_1x_2	y_1y_2	Y_1Y_2	z_1z_2
00	00	00	01
00	01	01	10
00	11	01	11
00	10	00	11
01	00	00	00
01	01	00	10
01	11	10	10
01	10	10	11
11	00	10	00
11	01	11	00
11	11	11	10
11	10	10	01
10	00	01	01
10	01	01	00
10	11	11	11
10	10	11	01

Transition table

How we find columns Y_1 and Y_2 ?

x_1x_2	y_1y_2			
	00	01	11	10
00	00	00	10	01
01	01	00	11	01
11	01	10	11	11
10	00	10	10	11

Transition table

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

SR latch in asynchronous sequential circuit

x_1x_2	y_1y_2	S_1R_1	S_2R_2	Y_1Y_2
00	00	01	00	00
00	01	01	00	01
00	11	01	00	01
00	10	01	00	00
01	00	00	01	00
01	01	00	01	00
01	11	00	01	10
01	10	00	01	10
11	00	10	00	10
11	01	10	00	11
11	11	10	00	11
11	10	10	00	10
10	00	00	10	01
10	01	00	10	01
10	11	00	10	11
10	10	00	10	11

Latch excitation table with excitation variables

$$S_1 = x_1x_2 \quad R_1 = \bar{x}_1\bar{x}_2 \quad S_2 = x_1\bar{x}_2 \quad R_2 = \bar{x}_1x_2$$

		x_1x_2			
		00	01	11	10
y_1y_2	00	01,00	00,01	10,00	00,10
	01	01,00	00,01	10,00	00,10
	11	01,00	00,01	10,00	00,10
	10	01,00	00,01	10,00	00,10

S_1R_1, S_2R_2

Latch excitation table

Present state y_1y_2 Next state Y_1Y_2

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

SR latch in asynchronous sequential circuit

$y \rightarrow Y$	$S R$
0 0	0 X
0 1	1 0
1 0	0 1
1 1	X 0

$x \equiv 0 \text{ or } 1$

Note!

SR=11 input state is forbidden

For example: transition from state 0 to state 0

SR=01 force to state 0
SR=00 use original state 0

transition from state 1 to state 0

SR=01 force to state 1

transition from state 1 to state 1

SR=10 force to state 1
SR=00 use original state 1

Use latch excitation table to find states of excitation variables Y

Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

y_1y_2 \ x_1x_2		00	01	11	10
		00	01	00	01
00	01	00	00	00	01
	11	10	10	11	
01	00	10	10	00	00
	11	11	10	10	11
11	00	11	11	01	01
	10	11	11	01	01
		z_1z_2			

Output table


s \ x_1x_2		00	01	11	10
		a	a	d	b
a	01	a	a	d	b
	11	b	a	c	b
b	00	b	d	c	c
	10	b	d	c	c
c	00	a	d	d	c
	10	a	d	d	c
		S			

Flow table

$a = y_1y_2 = 00$
 $b = 01$
 $c = 11$
 $d = 10$

$$Z_1 = \bar{x}_1(y_1 + y_2) + y_1y_2$$

$$Z_2 = \bar{x}_2(y_1 + \bar{y}_2) + y_1\bar{y}_2$$



Time sequence of outputs


Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits

y_1y_2 \ x_1x_2		00	01	11	10
		00	01	00	01
00	01	10	10	00	00
	11	11	10	10	11
01	00	11	11	01	01
	10	11	11	01	01
		Z_1Z_2			


Flow tables

s \ x_1x_2		00	01	11	10
		a	a	d	b
a	01	a	a	d	b
	11	b	a	c	b
b	00	b	d	c	c
	10	b	d	c	c
c	00	a	d	d	c
	10	a	d	d	c
		S			



Asynchronous Sequential Logic

Analysis of asynchronous sequential circuits



23

©Loberg

THE END

24

©Loberg